[ Description ] [ Specifications ] [ Software ] [ Ordering Info ] [ ]

(117Ko) info doc

Description

IC-e6-PMCc is powered by a MPC7448, being part of the PowerPC processor family. These processors feature a high-frequency super scalar PowerPC core capable of issuing four instructions per clock cycle into 11 independent execution units : four integer units, one double-precision floating point unit, four Altivec units, load/store and branch processing units. This e600 core provides 3200 Dhrystone 2.1MIPS @ 1,4GHz . This PowerPC also integrates 2*32KB L1 caches and 1MB L2-ECC cache.

IC-e6-PMCc implements the recent Discovery^TMV chipset to fill out the processor performances. It provides PCI-X, PCI-e bridges, DDR2 memory controller, high-speed communication controllers.

This board implements up to 1GBbytes of on-board DDR2-ECC memory with 64+8-bit access wide. For low latency CPU-to-DRAM access, the chipset implements a dedicated point-to-point, 128-bit full duplex data path, between the CPU interface and DDR2 bank of memory. The entire CPU interface and DRAM controller is running at the CPU bus clock . This implementation guarantees minimum CPU-to-DRAM latency that is critical in embedded applications.

IC-e6-PMCc integrates many communication functions : three Giga Ethernet channels, two USB2 channels, two UART ports, etc.

IC-e6-PMCc provides an onboard solid state disk very useful to implement for instance large Linux file systems.

A 64-bit PCI or PCI-X controller allows the IC-e6-PMCc to be used in several PMC or PrPMC configurations in compliance with PCI 2.2 or PCI-X. This board is configurable in Monarch or non-Monarch mode.

IC-e6-PMCc features

Processor unit

- e600 core running at 1,4 GHz with :
  - L1 caches : 32KB Inst. and 32KB Data with parity
  - 1MB of L2 integrated cache
- 1GB SDRAM-DDR2 with ECC
- 128 MB soldered MirrorFlash
- PPC Real Time clock and four 32 bit-timers
- BSRAM and Calendar clock with supercap backup
- Temperature sensor and monitoring
- two XOR DMA (useful for RAID, iSCSI)
- four IDMA engines.

I/O subsystem

- Highly integrated Marvell Discovery^TM V system controller
- Three Ethernet 10/100/1000TX ports with :
  - support for Jumbo frames
  - One of these Ethernet ports is routed to front RJ45 and two on rear Pn4
    connector
- Dual RS232 UART
- Two USB2 (High & full speed) ports (one front & one rear)

Storage Subsystem

- Solid state disk based on the lastest Flash Nand Technology with a dedicated
  flash drive controller
- High R/W Throughput with two chips parallel access
- Up to 8 GB according to the chip availability

Accessories

- Engineering kit for debug : JTAG/COP and RS232 console
- Dual PMC/XMC VME64 carrier with VME2eSST capabilities : IC-PMC-VMEa
- cPCI 3U carrier

IC-e6-PMCc is compatible with our IC-e6-PMCa.

IC-e6-PMCc on-board firmware

The basic firmware takes in charge Freescale’s new MPC7448 and the Marvell chipset Discovery V initialization. This on-board firmware, based on the open-source UBOOT, is a comprehensive set of software stored in a secured flash.

UBoot
It is called by the reset vector when the board is powered up. It initializes the PowerPC and the
Discovery^TMV system controller, performs a comprehensive Power-on self-tests (PBIT), before to jump in different applications according to the values stored in memory. If the board acts as a Monarch PMC, the software executes a enumeration step, otherwise it waits the PCI startup sequence from the host. In standalone mode the board directly runs the configured application.
The firmware allows loading files from Ethernet via Bootp, running files in RAM or flashing them. In addition, it allows some monitor functions as : display or modify the RAM data. To end with, it enables the user to perform maintenance tests.

IC_Bios

This module allows the user’s access to the specific IC-e6-PMCc hardware resources via an easy-to-use API. This module is used as a library with Vxworks and as a dynamically loaded library module for Linux.

IC-BSP basic
These BSPs products are based on the standard distribution of the OS editor. They take in charge hardware initialization, interrupt handling and generation, hardware clock and timer services, memory management, PCI management, mapping of memory, serial ports, MAC driver for Gigabit ports.

Interface Concept provides BSP for VxWorks® (5.5 & 6.x) and Linux 2.6.x for ICLinux SDK (Linux distribution from IC). Other RTOS (LynxOS, Integrity...) can be ported on request.

Diagram 


Click on the block diagram to zoom in

COPYRIGHT INTERFACE CONCEPT - 2007 - IC-e6-PMCc v01.pub. All names, products and services mentioned are trademarks or registred trademarks of their respective holders.